| http://www.w3.org/ns/prov#value | - id input port to receive said input data via said input port and said data bus; said input port including at least on input terminal supplied with said input data, means for generating a reference voltage, a comparator coupled to said input terminal and said generating means for comparing a level of said input data with said reference voltage to produce logic data, a timing circuit cyclically gene
|
