| http://www.w3.org/ns/prov#value | - The processor may be connected through a memory controller hub (MCH) 47 and through it address its own dedicated control memory 46. [0037] The backplane communications device 50 may consist of one or more buses, switches such as crossbar switches, direct connections, or combinations thereof.
|
