| http://www.w3.org/ns/prov#value | - ic diagram of a single port memory in accordance with the invention including a plurality of multiplexers and de-multiplexers connected to its input and output pins, respectively. [0021]FIG. 4 is a schematic block diagram illustrating devoted bus-based routing for connecting data and address lines to combine RAM blocks and thus implement larger memories in accordance with the invention. [0022]FIG.
|
