| http://www.w3.org/ns/prov#value | - In a further embodiment of the invention, the MCU block further comprises a FPGA (field programmable gate array) chip and/or CPLD (complex programmable logic device) chip, real-time clock, and a reset chip, wherein the FPGA/CPLD are re-programmable integrated circuits that provide additional functionality to the system such as address decoding logic, board reset logic, and/or specialized algorithm
|
