| http://www.w3.org/ns/prov#value | - An apparatus for producing a DC-balanced encoded frame from an input frame having N bits, where N is a positive integer, said apparatus comprising:a shift register generator having an output value and N serially coupled single bit shift registers, wherein the shift register generator is loaded with a pseudo-random binary sequence, with each single bit shift having a predetermined value in the sequ
|
