| http://www.w3.org/ns/prov#value | - Another embodiment of the present invention provides an apparatus capable of testing the correct behavior of an integrated circuit including a processor, a memory storage unit, and a bus communicatively coupling the processor and the memory storage unit, wherein the memory storage unit includes a machine readable medium having instructions thereon for causing the apparatus to form a list of potent
|
