| http://www.w3.org/ns/prov#value | - An apparatus for scheduling the transmission of cells from one or more cell sources in a bitstream outputted from a single output, where the bitstream is organized into plural cycles, which cycles each comprises a fixed length sequence of N cells, where N is an integer greater than 1, said apparatus comprising:a processor configured to divide said N timeslot cycle into one or more variable length
|
