| http://www.w3.org/ns/prov#value | - nsive to a memory access request which is issued from said processor and requests first data of a first memory address, for sending a first cache coherent processing request related to said first memory address, by way of said interconnection network, to part of said plurality of processor units as discriminated by said stored processor unit caching status to a first memory area to which said firs
|
