| http://www.w3.org/ns/prov#value | - In a data processing system including a central processing unit, a system controller and a mainstore memory unit, wherein data lines, each having a predetermined line address, are transferred therein between, wherein said central processing unit includes a cache memory having an instruction buffer for storing a plurality of instruction data lines, an operand buffer for storing a plurality of opera
|
