| http://www.w3.org/ns/prov#value | - An apparatus according to claim 1, whereinfor the cache unit of a processor module, in the case where an access command from inside the processor module and an access command from outside of the processor module compete, the module making the access request first is allowed to access said cache unit, the module making the subsequent access request is allowed to issue a retry request, and further,
|
