| http://www.w3.org/ns/prov#value | - The committees are starting to see how Verilog-AMS and SystemVerilog can merge into a unified language; a user community of modelers and designers who are proficient in modeling languages is growing to a point of critical mass, and other languages, such as SystemC are adding mixed-signal constructs to their language.
|
