| http://www.w3.org/ns/prov#value | - This problem and other difficulties, such as may arise from plural sub-CPUs being on-line concurrently, are lessened by the practices above outlined, i.e., pulse monitoring as with t2 and t3 test periods, the assignment of individual addressed to sub-CPUs, and the inclusion of such addresses as bits in transfer code.
|
