| http://www.w3.org/ns/prov#value | - ided into n outer regions, where n is an integer greater than one, said regions respectively positioned peripherally outwardly from a central region of the chip, said logic circuit sections being respectively disposed within said n outer regions, and the clock signal supply means comprises a single clock input terminal situated peripherally on the integrated circuit chip and coupled to receive onl
|
