| http://www.w3.org/ns/prov#value | - ice controllers, each operable to control the transfer of data between the pair of processor. modules and peripheral device connected to each of the plurality device controller, each of the device controllers having multiple ports, each port including enabling means responsive to a disable command from the processor module associated with said port to disable the port from further data communicati
|
