| http://www.w3.org/ns/prov#value | - The non-volatile semiconductor memory device according to claim 1, wherein said memory cell is connected to a bit line and has a sense latch having a memory node thereof connected to said bit line and a switch device selectively connecting said bit line to an input/output line, and said data latch circuit is a sense latch connected to said bit line selected by said switch device.
|
