| http://www.w3.org/ns/prov#value | - The control system of claim 1, wherein said comparison register is comprised of a table of indexes which point to a list of memory blocks which indicate authorized access, and for which a request which is not present of the list results in a generation of a hardware interrupt terminating operation.
|