About Web is a LOD

About: http://webisa.webdatacommons.org/288643378

PropertyValue
http://www.w3.org/1999/02/22-rdf-syntax-ns#type
http://www.w3.org/ns/prov#value
  • FIG. 3 is a timing diagram for an embodiment of the bias circuit of FIG. 2 on an integrated circuit including a memory array as shown in FIG. 1.
http://www.w3.org/ns/prov#wasQuotedFrom
  • freshpatents.com