| http://www.w3.org/ns/prov#value | - An arrangement is typically made such that a clock signal is supplied to the flip-flops all the time during a scan test when a test is performed with respect to a semiconductor integrated circuit employing both the gated clock scheme and the scan test method.
|
