| http://www.w3.org/ns/prov#value | - read requests, the expansion bus read requests including read requests transmitted by said first and second master devices, and wherein the adaptive arbitration scheme further includes a second adaptive variable that determines the priority between the processor read request and the expansion bus read requests; wherein if said memory arbiter chooses a processor read request as the winning request
|
