| http://www.w3.org/ns/prov#value | - The apparatus according to claim 5, further comprising selection means for selectively supplying said second counter of said second addressing means with said frequency-divided clock pulses, and with second clock pulses n-times higher in frequency concurrently provided by an earlier stage of the plurality of frequency divider stages, wherein n is a positive integer.
|
