| http://www.w3.org/ns/prov#value | - The arithmetic circuit of claim 1 wherein said accumulating means includes:an accumulating circuit, coupled to said first and second memories, for computing said sum of said products, said accumulating circuits including a clear terminal for receiving a clear signal to reset said accumulating circuit to a zero value; a first latch circuit coupled to said accumulating circuit and including an input
|
