http://www.w3.org/ns/prov#value | - The programmable logic device of claim 1, wherein the memory is a configuration memory organized according to a plurality of word lines and bit lines, a portion of the configuration memory configurable as RAM being organized into a plurality of groups, each group corresponding to memory cells on adjacent word and bit lines, each group being preceded by a flag word line containing flag memory cells
|