| http://www.w3.org/ns/prov#value | - The CPU of claim 4 whereinthe plurality of pipelines further comprises a third pipeline for executing a third subset of operations, the third subset of operations comprising operations encoded by the RISC instruction set and operations encoded by the CISC instruction set, the dispatch means allocating the third pipeline to the first decoder if the first operation is an operation in the third subse
|
