| http://www.w3.org/ns/prov#value | - The apparatus according to claim 3, wherein said transfer control circuit includes:a multiplexer for receiving a plurality of inputs including an input from said formatter, said multiplexer having an output terminal connected to said ECC error correction processor; and a transfer counter circuit for receiving the verification signal (VER), and for controlling said multiplexer in such a way that sa
|
