| http://www.w3.org/ns/prov#value | - There is further provided a semiconductor integrated circuit chip including (a) a semiconductor substrate, (b) N timing pulse signal lines each composed of a metal layer and vertically disposed above the semiconductor substrate in insulating relation with one another wherein N is a positive integer equal to or greater than two, clock skew being generated from the timing pulse signal lines, (c) an
|
