| http://www.w3.org/ns/prov#value | - The apparatus of claim 12 wherein said selection means comprises first and second bistable circuits each having a control input, a clock input and an output; said clock inputs being coupled to an associated one of said input terminals; said switch means including means for establishing different binary levels at said control inputs; and said outputs being coupled to an associated one of said first
|
