| http://www.w3.org/ns/prov#value | - The data processing system also comprises a memory coupled to the address bus and the data bus and receiving the row and column addresses and the row and column address strobes, wherein the memory comprises an array of rows and columns of memory cells and an address latch including a row address latch for latching a row address in response to a transition of a received row address strobe and a col
|
