| http://www.w3.org/ns/prov#value | - While a refresh test cycle is performed in response to the signal from the input data transfer request signal generator 34 in the embodiment hereinbefore described, such an embodiment of a refresh address counter test control circuit according to the present invention may be modified so that a refresh test cycle is performed in response to the signal from the output data transfer request signal ge
|
