| http://www.w3.org/ns/prov#value | - SUMMARY OF INVENTION [0015] The present invention is a method and apparatus for improving the latchup tolerance of circuits embedded in an integrated circuit while avoiding direct electrical connection to power rails using circuit implementations for gate array environments. [0016] One aspect of the invention is an integrated circuit having a substrate, a power rail, a sea of gates, and a latchup
|
