| http://www.w3.org/ns/prov#value | - The wiring design apparatus of this invention designs a wiring connecting each of bonding pads (source elements) of a semiconductor chip mounted on a semiconductor package such as a pin grid array package to each of pins (source elements) provided on the semiconductor package surrounding the semiconductor chip on a same wiring plane in a route which does not cause an illegality such as crossing an
|
