| http://www.w3.org/ns/prov#value | - The apparatus of claim 29, wherein:the counter includes a clock input receiving to the transmit clock signal and an enable input, and generates an output which changes in response to the transmit clock signal during assertion of a counter enable signal at the enable input; and further including logic, receiving the transmit enable signal, that supplies the counter enable signal as a function of th
|
