| http://www.w3.org/ns/prov#value | - This and additional objects are accomplished by the various aspects of the present invention, wherein briefly stated, one aspect is a method for avoiding false failures attributable to dummy interconnects during defect analysis of an integrated circuit design, comprising: providing a target layer generated by including electrical current carrying interconnects of an integrated circuit design, but
|
