| http://www.w3.org/ns/prov#value | - The circuit of claim 1 wherein, for each said termination element, a pair of logic gates are connected between said input of that termination element and control gates of said field-effect transistors of said first and second dynamic resistive paths of that termination element, each logic gate including an enable input receiving a user-programmable enable signal for selectively enabling response o
|
