| http://www.w3.org/ns/prov#value | - The computer system of claim 8, wherein said dynamic random access memory controller state logic circuit for providing row and column addresses and address strobes provides a row address strobe to the banks of dynamic random access memories other than the determined bank at a negated level.
|
