| http://www.w3.org/ns/prov#value | - The processor of claim 12, wherein if an interrupt request or an interrupt pseudo-instruction is received by the processor, the processor is configured to cancel an instruction that is in any instruction stage and to reissue the cancelled instruction starting at the instruction fetch stage.
|
