| http://www.w3.org/ns/prov#value | - a demultiplexer having an input terminal and a plurality of output terminals, the input terminal coupled to a logic allocator input line; and a logic gate having a plurality of input terminals and an output terminal, one of the input terminals coupled to an output terminal of the demultiplexer and the output terminal coupled to a logic allocator output line.
|
