| http://www.w3.org/ns/prov#value | - In this case, similarly to the above-described case of FIG. 5(B), the control signal is a signal going to 1 when the clock pulse has a rising edge upon a time interval u31 during which the clock signal is desired to be stopped [see a waveform diagram shown at (a) in FIG. 6(B)].
|
