http://www.w3.org/ns/prov#value | - Obviously, there is a bit of reluctance out there on the part of system designers to make such a large change in the interface between the converter and their FPGA or ASIC. After all, this is part of the design that should be a given, right?
|