| http://www.w3.org/ns/prov#value | - en said control device obtains bus use priority in place of said microprocessor; and, said wait control means in said microprocessor including means responsive to an address signal supplied from one of said microprocessor and said control device for determining a number of the wait states to be inserted. 11.
|
