| http://www.w3.org/ns/prov#value | - FIG. 1 shows a schematic block diagram of a semiconductor memory device including a memory cell array, data write and sense circuitry, and memory cell selection and control circuitry in accordance with an embodiment of the present disclosure.
|
