| http://www.w3.org/ns/prov#value | - Let's take a look...During his 2011 VLSI Symposium keynote, Sam Naffziger, an AMD Corporate Fellow showed the slide illustrated in Figure 1 and said:We are at the cusp of a dramatic increase in on-chip wire RC delays due to a number of factors such as small geometries resulting in increased edge effect scattering, the lack of dielectric improvement and the overhead from copper cladding layers.
|
