| http://www.w3.org/ns/prov#value | - ut coupled to receive said input address from said processing unit; a plurality of directly addressable random access memories, each having an input and an output and containing a plurality of locations for storing other types of information pertaining to each of said plurality of pages; a common internal bus connecting said output of said first one of said content addressable memories to said inp
|
