| http://www.w3.org/ns/prov#value | - A circuit arrangement as claimed in claim 2, wherein the signal or samples obtained from the matched filter are filtered in the median filter so that a median of 2k+1 samples is calculated, where k is an integer, and that at substantially the same time the samples obtained at the output of the matched filter are delayed by k samples in the delay means.
|
