| http://www.w3.org/ns/prov#value | - These time delays are preferably generated by a finite state machine, however, in alternative embodiments of the present invention, other delay generation techniques can be used, for example asynchronous gate delays, inverter chains, delay lines, etc.
|
