| http://www.w3.org/ns/prov#value | - (e) generating a cache miss signal if that associated cache memory does not include the requested block of data; (f) sending the address of the requested blocks of data to the bus in response to the cache miss signal; (g) operating each of the processors, except the first processor, to monitor the address of the requested block of data on the bus; (h) sending a state which corresponds to the stat
|
