| http://www.w3.org/ns/prov#value | - eripheral circuit, wherein said mask pattern covers said memory cell forming region and a second region other than said first region in said peripheral circuit forming region; and (f) introducing a fifth impurity into said first region of said peripheral circuit forming region by using said mask pattern as a mask for controlling a threshold voltage such that a threshold voltage of said MISFET to b
|
