| http://www.w3.org/ns/prov#value | - e n is an integer and each of said registers holds and outputs each bit which is input therein, for a duration which is equal to n times the cycle time of said receiving clock; selector control signal generating means for detecting a phase relationship between phases of said system clock and said receiving clock, and generating, based on said phase relationship, a selector control signal indicatin
|
