| http://www.w3.org/ns/prov#value | - ertains;FIG. 5 is a plan view showing the layout of the input protection circuit shown in FIG. 4; andFIG. 6 is a circuit diagram showing a digital-to-analog converting circuit according to the present invention.DESCRIPTION OF THE PREFERRED EMBODIMENTReferring first to FIG. 2A of the drawings, a process according to the present invention starts with preparation of a lightly doped n-type single crys
|
