| http://www.w3.org/ns/prov#value | - evel versus the number of ADC bits; FIG. 18 is a chart that superimposes the SNR ratio limits for quantization noise on the SNR limits due to jitter; FIG. 19 is a block diagram of a CADC architecture in accordance with another embodiment of the present invention; FIG. 20 is a block diagram of a triangular FIR CADC architecture in accordance with yet another embodiment of the present invention; FIG
|
