| http://www.w3.org/ns/prov#value | - In addition to delays in generating a signal, there may be delays associated with outputting a signal once it is generated, such as any output gates or other circuitry disposed between the GENERATE SIGNAL block 4 and the common destination of the signal.
|
